電路設(shè)計(jì)師的英文簡(jiǎn)歷表格
個(gè)人簡(jiǎn)歷是自己寫(xiě)的，個(gè)人優(yōu)勢(shì)也帶有很大的主觀(guān)性，如果寫(xiě)的太多會(huì)讓人反感，也會(huì)顯得很空洞。因此寫(xiě)個(gè)人優(yōu)勢(shì)的時(shí)候，一定要簡(jiǎn)明扼要。還要記住個(gè)人優(yōu)勢(shì)也不要添加修辭，用事實(shí)說(shuō)話(huà)就可以。個(gè)人優(yōu)勢(shì)一定是要讓對(duì)方能看出來(lái)的優(yōu)勢(shì)，而不是你說(shuō)哪里有優(yōu)勢(shì)就是真的有優(yōu)勢(shì)了。
比如說(shuō)，某位求職者的文藝非常好，在一些文職方面工作就有很大優(yōu)勢(shì)，但是在技術(shù)崗位上就不是優(yōu)勢(shì)了。因此，你所表述出來(lái)的個(gè)人優(yōu)勢(shì)，一定要與目標(biāo)職位有關(guān)，符合對(duì)方招聘的要求。很多面試官都不屑看最后的個(gè)人優(yōu)勢(shì)他們更習(xí)慣自己來(lái)發(fā)現(xiàn)你的優(yōu)勢(shì)，那么，在寫(xiě)的時(shí)候就可以從側(cè)面體現(xiàn)出了來(lái)，比如說(shuō)用實(shí)際案例來(lái)闡述。
| Name：yjbys | Hukou： | |||||
| Residency： | Work Experience： | |||||
| Current Salary： | Tel： | |||||
| E-mail：www.ruiwen.com/jianli | ||||||
| Career Objective | ||||||
| Desired Industry： | Electronics/Semiconductor/IC | |||||
| Desired Position： | IC Design/Application Engineer | |||||
| Desired address： | Shanghai ,Beijing ,Shenzhen | Desired Salary： | ￥10,000-14,999/Month | |||
| Work Experience | ||||||
| 2003/02—Present | ***Company | |||||
|
Industry: Electronics/Semiconductor/IC R&D IC Design/Application Engineer Responsibilities： Analog circuits design include CMOS Operational Amplifiers design, Switched Capacitor circuits, clock detecting, clock design, bandgap, PLL, power on reset etc Attend system design use matlab and verify the data from hspice using matlab digital synthesis using Synopsys_DC, timing analysis, Formality, create circuit framework, P&R using Apollo Interaction with layout designer for analog circuit’s layout. |
||||||
| 2001/02—2003/02 | STATE Microelectronics Co. LTD | |||||
|
Industry: Electronics/Semiconductor/IC R&D IC Design/Application Engineer Responsibilities： Create model of unit, circuit analysis and simulation, writing test coding, chip testing Study IC design tools: hspice star_sim verilog_XL NCverilog Synopsys Design Compiler/Analyzer etc Study Computer architecture. |
||||||
| 2000/07—2001/02 | LianShun(DaLian) Microelectronics Co. Limited | |||||
|
Industry: Electronics/Semiconductor/IC R&D IC Design/Application Engineer Responsibilities： Practice in IC foundry for 2 months; Study drawing layout、circuit simulation 、writing program use verilog Participate in designing the chip for music. |
||||||
| Education and Training | ||||||
| 1996/09—2000/07 | Hunan University Microelectronics Bachelor | |||||
| Circuit; Analog/digital/high frequency electronics technique; HW and interface of computer; Programming of ASM; C programming; IC theory; IC application; Microelectronic devices; Transistor theory ; Semiconductor Physics , Professional physical ,theory and application of sensor, Theory of TV etc | ||||||
| Professional Skills | ||||||
| Language Skills： | English GOOD | |||||
| Self-appraisal | ||||||
| Aspire to employ new ideas, concepts, methods and technologies Energetic and self-motivated team player Excellent communication, interpersonal, and leadership skills Thrive in both independent and collaborative work environments. | ||||||
【電路設(shè)計(jì)師的英文簡(jiǎn)歷表格】相關(guān)文章：
集成電路設(shè)計(jì)英文簡(jiǎn)歷表格12-28
服裝設(shè)計(jì)師英文簡(jiǎn)歷表格03-03
效果圖設(shè)計(jì)師英文簡(jiǎn)歷表格02-27
英文簡(jiǎn)歷空白表格01-16
英文簡(jiǎn)歷表格形式01-02
英文簡(jiǎn)歷表格范例02-20
翻譯-英文簡(jiǎn)歷表格01-18
時(shí)尚的英文簡(jiǎn)歷表格02-20
助教英文簡(jiǎn)歷表格12-30
共享英文簡(jiǎn)歷表格01-18